File tree Expand file tree Collapse file tree 1 file changed +4
-4
lines changed Expand file tree Collapse file tree 1 file changed +4
-4
lines changed Original file line number Diff line number Diff line change @@ -716,25 +716,25 @@ class SIInstrInfo final : public AMDGPUGenInstrInfo {
716
716
static bool isVGPRSpill (const MachineInstr &MI) {
717
717
return MI.getOpcode () != AMDGPU::SI_SPILL_S32_TO_VGPR &&
718
718
MI.getOpcode () != AMDGPU::SI_RESTORE_S32_FROM_VGPR &&
719
- (isSpill (MI) & isVALU (MI));
719
+ (isSpill (MI) && isVALU (MI));
720
720
}
721
721
722
722
bool isVGPRSpill (uint16_t Opcode) const {
723
723
return Opcode != AMDGPU::SI_SPILL_S32_TO_VGPR &&
724
724
Opcode != AMDGPU::SI_RESTORE_S32_FROM_VGPR &&
725
- (isSpill (Opcode) & isVALU (Opcode));
725
+ (isSpill (Opcode) && isVALU (Opcode));
726
726
}
727
727
728
728
static bool isSGPRSpill (const MachineInstr &MI) {
729
729
return MI.getOpcode () == AMDGPU::SI_SPILL_S32_TO_VGPR ||
730
730
MI.getOpcode () == AMDGPU::SI_RESTORE_S32_FROM_VGPR ||
731
- (isSpill (MI) & isSALU (MI));
731
+ (isSpill (MI) && isSALU (MI));
732
732
}
733
733
734
734
bool isSGPRSpill (uint16_t Opcode) const {
735
735
return Opcode == AMDGPU::SI_SPILL_S32_TO_VGPR ||
736
736
Opcode == AMDGPU::SI_RESTORE_S32_FROM_VGPR ||
737
- (isSpill (Opcode) & isSALU (Opcode));
737
+ (isSpill (Opcode) && isSALU (Opcode));
738
738
}
739
739
740
740
bool isSpill (uint16_t Opcode) const {
You can’t perform that action at this time.
0 commit comments