Skip to content

[PowerPC] Add missing patterns for lround when i32 is returned. #111863

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 2 commits into from
Oct 16, 2024
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 4 additions & 0 deletions llvm/lib/Target/PowerPC/PPCInstrVSX.td
Original file line number Diff line number Diff line change
Expand Up @@ -3606,6 +3606,10 @@ def : Pat<(i64 (lround f64:$S)),
(i64 (MFVSRD (FCTID (XSRDPI $S))))>;
def : Pat<(i64 (lround f32:$S)),
(i64 (MFVSRD (FCTID (XSRDPI (COPY_TO_REGCLASS $S, VSFRC)))))>;
def : Pat<(i32 (lround f64:$S)),
(i32 (MFVSRWZ (FCTIW (XSRDPI $S))))>;
def : Pat<(i32 (lround f32:$S)),
(i32 (MFVSRWZ (FCTIW (XSRDPI (COPY_TO_REGCLASS $S, VSFRC)))))>;
def : Pat<(i64 (llround f64:$S)),
(i64 (MFVSRD (FCTID (XSRDPI $S))))>;
def : Pat<(i64 (llround f32:$S)),
Expand Down
84 changes: 84 additions & 0 deletions llvm/test/CodeGen/PowerPC/scalar-rounding-ops.ll
Original file line number Diff line number Diff line change
Expand Up @@ -214,6 +214,48 @@ entry:

declare i64 @llvm.lround.i64.f64(double)

define dso_local i32 @test_lroundi32f64(double %d) local_unnamed_addr {
; BE-LABEL: test_lroundi32f64:
; BE: # %bb.0: # %entry
; BE-NEXT: mflr r0
; BE-NEXT: stdu r1, -112(r1)
; BE-NEXT: std r0, 128(r1)
; BE-NEXT: .cfi_def_cfa_offset 112
; BE-NEXT: .cfi_offset lr, 16
; BE-NEXT: bl lround
; BE-NEXT: nop
; BE-NEXT: addi r1, r1, 112
; BE-NEXT: ld r0, 16(r1)
; BE-NEXT: mtlr r0
; BE-NEXT: blr
;
; CHECK-LABEL: test_lroundi32f64:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: mflr r0
; CHECK-NEXT: stdu r1, -32(r1)
; CHECK-NEXT: std r0, 48(r1)
; CHECK-NEXT: .cfi_def_cfa_offset 32
; CHECK-NEXT: .cfi_offset lr, 16
; CHECK-NEXT: bl lround
; CHECK-NEXT: nop
; CHECK-NEXT: addi r1, r1, 32
; CHECK-NEXT: ld r0, 16(r1)
; CHECK-NEXT: mtlr r0
; CHECK-NEXT: blr
;
; FAST-LABEL: test_lroundi32f64:
; FAST: # %bb.0: # %entry
; FAST-NEXT: xsrdpi f0, f1
; FAST-NEXT: fctiw f0, f0
; FAST-NEXT: mffprwz r3, f0
; FAST-NEXT: blr
entry:
%0 = tail call i32 @llvm.lround.i32.f64(double %d)
ret i32 %0
}

declare i32 @llvm.lround.i32.f64(double)

define dso_local i64 @test_lroundf(float %f) local_unnamed_addr {
; BE-LABEL: test_lroundf:
; BE: # %bb.0: # %entry
Expand Down Expand Up @@ -256,6 +298,48 @@ entry:

declare i64 @llvm.lround.i64.f32(float)

define dso_local i32 @test_lroundi32f32(float %d) local_unnamed_addr {
; BE-LABEL: test_lroundi32f32:
; BE: # %bb.0: # %entry
; BE-NEXT: mflr r0
; BE-NEXT: stdu r1, -112(r1)
; BE-NEXT: std r0, 128(r1)
; BE-NEXT: .cfi_def_cfa_offset 112
; BE-NEXT: .cfi_offset lr, 16
; BE-NEXT: bl lroundf
; BE-NEXT: nop
; BE-NEXT: addi r1, r1, 112
; BE-NEXT: ld r0, 16(r1)
; BE-NEXT: mtlr r0
; BE-NEXT: blr
;
; CHECK-LABEL: test_lroundi32f32:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: mflr r0
; CHECK-NEXT: stdu r1, -32(r1)
; CHECK-NEXT: std r0, 48(r1)
; CHECK-NEXT: .cfi_def_cfa_offset 32
; CHECK-NEXT: .cfi_offset lr, 16
; CHECK-NEXT: bl lroundf
; CHECK-NEXT: nop
; CHECK-NEXT: addi r1, r1, 32
; CHECK-NEXT: ld r0, 16(r1)
; CHECK-NEXT: mtlr r0
; CHECK-NEXT: blr
;
; FAST-LABEL: test_lroundi32f32:
; FAST: # %bb.0: # %entry
; FAST-NEXT: xsrdpi f0, f1
; FAST-NEXT: fctiw f0, f0
; FAST-NEXT: mffprwz r3, f0
; FAST-NEXT: blr
entry:
%0 = tail call i32 @llvm.lround.i32.f32(float %d)
ret i32 %0
}

declare i32 @llvm.lround.i32.f32(float)

define dso_local i64 @test_llround(double %d) local_unnamed_addr {
; BE-LABEL: test_llround:
; BE: # %bb.0: # %entry
Expand Down
Loading