Skip to content

[SLP] Match poison as instruction with the same opcode #115946

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 4 commits into from
Nov 22, 2024
Merged

[SLP] Match poison as instruction with the same opcode #115946

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
4 commits
Select commit Hold shift + click to select a range
3529e4b
[𝘀𝗽𝗿] initial version
alexey-bataev Nov 12, 2024
d90b7f3
Address comments
alexey-bataev Nov 13, 2024
2d5f7f4
Address comments
alexey-bataev Nov 19, 2024
2fe1df8
Rebase
alexey-bataev Nov 22, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
5 changes: 5 additions & 0 deletions llvm/include/llvm/IR/Instruction.h
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -278,6 +278,7 @@ class Instruction : public User,
bool isUnaryOp() const { return isUnaryOp(getOpcode()); }
bool isBinaryOp() const { return isBinaryOp(getOpcode()); }
bool isIntDivRem() const { return isIntDivRem(getOpcode()); }
bool isFPDivRem() const { return isFPDivRem(getOpcode()); }
bool isShift() const { return isShift(getOpcode()); }
bool isCast() const { return isCast(getOpcode()); }
bool isFuncletPad() const { return isFuncletPad(getOpcode()); }
Expand All @@ -304,6 +305,10 @@ class Instruction : public User,
return Opcode == UDiv || Opcode == SDiv || Opcode == URem || Opcode == SRem;
}

static inline bool isFPDivRem(unsigned Opcode) {
return Opcode == FDiv || Opcode == FRem;
}

/// Determine if the Opcode is one of the shift instructions.
static inline bool isShift(unsigned Opcode) {
return Opcode >= Shl && Opcode <= AShr;
Expand Down
Loading
Loading