Skip to content

[AMDGPU] clang-format SIProgramInfo.h. NFC. #127033

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
Merged
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
154 changes: 77 additions & 77 deletions llvm/lib/Target/AMDGPU/SIProgramInfo.h
Original file line number Diff line number Diff line change
Expand Up @@ -29,83 +29,83 @@ class MachineFunction;

/// Track resource usage for kernels / entry functions.
struct LLVM_EXTERNAL_VISIBILITY SIProgramInfo {
// Fields set in PGM_RSRC1 pm4 packet.
const MCExpr *VGPRBlocks = nullptr;
const MCExpr *SGPRBlocks = nullptr;
uint32_t Priority = 0;
uint32_t FloatMode = 0;
uint32_t Priv = 0;
uint32_t DX10Clamp = 0;
uint32_t DebugMode = 0;
uint32_t IEEEMode = 0;
uint32_t WgpMode = 0; // GFX10+
uint32_t MemOrdered = 0; // GFX10+
uint32_t RrWgMode = 0; // GFX12+
const MCExpr *ScratchSize = nullptr;

// State used to calculate fields set in PGM_RSRC2 pm4 packet.
uint32_t LDSBlocks = 0;
const MCExpr *ScratchBlocks = nullptr;

// Fields set in PGM_RSRC2 pm4 packet
const MCExpr *ScratchEnable = nullptr;
uint32_t UserSGPR = 0;
uint32_t TrapHandlerEnable = 0;
uint32_t TGIdXEnable = 0;
uint32_t TGIdYEnable = 0;
uint32_t TGIdZEnable = 0;
uint32_t TGSizeEnable = 0;
uint32_t TIdIGCompCount = 0;
uint32_t EXCPEnMSB = 0;
uint32_t LdsSize = 0;
uint32_t EXCPEnable = 0;

const MCExpr *ComputePGMRSrc3GFX90A = nullptr;

const MCExpr *NumVGPR = nullptr;
const MCExpr *NumArchVGPR = nullptr;
const MCExpr *NumAccVGPR = nullptr;
const MCExpr *AccumOffset = nullptr;
uint32_t TgSplit = 0;
const MCExpr *NumSGPR = nullptr;
unsigned SGPRSpill = 0;
unsigned VGPRSpill = 0;
uint32_t LDSSize = 0;
const MCExpr *FlatUsed = nullptr;

// Number of SGPRs that meets number of waves per execution unit request.
const MCExpr *NumSGPRsForWavesPerEU = nullptr;

// Number of VGPRs that meets number of waves per execution unit request.
const MCExpr *NumVGPRsForWavesPerEU = nullptr;

// Final occupancy.
const MCExpr *Occupancy = nullptr;

// Whether there is recursion, dynamic allocas, indirect calls or some other
// reason there may be statically unknown stack usage.
const MCExpr *DynamicCallStack = nullptr;

// Bonus information for debugging.
const MCExpr *VCCUsed = nullptr;

SIProgramInfo() = default;

// The constructor sets the values for each member as shown in the struct.
// However, setting the MCExpr members to their zero value equivalent
// happens in reset together with (duplicated) value re-set for the
// non-MCExpr members.
void reset(const MachineFunction &MF);

/// Compute the value of the ComputePGMRsrc1 register.
const MCExpr *getComputePGMRSrc1(const GCNSubtarget &ST,
MCContext &Ctx) const;
const MCExpr *getPGMRSrc1(CallingConv::ID CC, const GCNSubtarget &ST,
MCContext &Ctx) const;

/// Compute the value of the ComputePGMRsrc2 register.
const MCExpr *getComputePGMRSrc2(MCContext &Ctx) const;
const MCExpr *getPGMRSrc2(CallingConv::ID CC, MCContext &Ctx) const;
// Fields set in PGM_RSRC1 pm4 packet.
const MCExpr *VGPRBlocks = nullptr;
const MCExpr *SGPRBlocks = nullptr;
uint32_t Priority = 0;
uint32_t FloatMode = 0;
uint32_t Priv = 0;
uint32_t DX10Clamp = 0;
uint32_t DebugMode = 0;
uint32_t IEEEMode = 0;
uint32_t WgpMode = 0; // GFX10+
uint32_t MemOrdered = 0; // GFX10+
uint32_t RrWgMode = 0; // GFX12+
const MCExpr *ScratchSize = nullptr;

// State used to calculate fields set in PGM_RSRC2 pm4 packet.
uint32_t LDSBlocks = 0;
const MCExpr *ScratchBlocks = nullptr;

// Fields set in PGM_RSRC2 pm4 packet
const MCExpr *ScratchEnable = nullptr;
uint32_t UserSGPR = 0;
uint32_t TrapHandlerEnable = 0;
uint32_t TGIdXEnable = 0;
uint32_t TGIdYEnable = 0;
uint32_t TGIdZEnable = 0;
uint32_t TGSizeEnable = 0;
uint32_t TIdIGCompCount = 0;
uint32_t EXCPEnMSB = 0;
uint32_t LdsSize = 0;
uint32_t EXCPEnable = 0;

const MCExpr *ComputePGMRSrc3GFX90A = nullptr;

const MCExpr *NumVGPR = nullptr;
const MCExpr *NumArchVGPR = nullptr;
const MCExpr *NumAccVGPR = nullptr;
const MCExpr *AccumOffset = nullptr;
uint32_t TgSplit = 0;
const MCExpr *NumSGPR = nullptr;
unsigned SGPRSpill = 0;
unsigned VGPRSpill = 0;
uint32_t LDSSize = 0;
const MCExpr *FlatUsed = nullptr;

// Number of SGPRs that meets number of waves per execution unit request.
const MCExpr *NumSGPRsForWavesPerEU = nullptr;

// Number of VGPRs that meets number of waves per execution unit request.
const MCExpr *NumVGPRsForWavesPerEU = nullptr;

// Final occupancy.
const MCExpr *Occupancy = nullptr;

// Whether there is recursion, dynamic allocas, indirect calls or some other
// reason there may be statically unknown stack usage.
const MCExpr *DynamicCallStack = nullptr;

// Bonus information for debugging.
const MCExpr *VCCUsed = nullptr;

SIProgramInfo() = default;

// The constructor sets the values for each member as shown in the struct.
// However, setting the MCExpr members to their zero value equivalent
// happens in reset together with (duplicated) value re-set for the
// non-MCExpr members.
void reset(const MachineFunction &MF);

/// Compute the value of the ComputePGMRsrc1 register.
const MCExpr *getComputePGMRSrc1(const GCNSubtarget &ST,
MCContext &Ctx) const;
const MCExpr *getPGMRSrc1(CallingConv::ID CC, const GCNSubtarget &ST,
MCContext &Ctx) const;

/// Compute the value of the ComputePGMRsrc2 register.
const MCExpr *getComputePGMRSrc2(MCContext &Ctx) const;
const MCExpr *getPGMRSrc2(CallingConv::ID CC, MCContext &Ctx) const;
};

} // namespace llvm
Expand Down