Skip to content

[X86][NFC] Add missing immediate qualifier to VSM3RNDS2 instruction #131576

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Mar 17, 2025
Merged

[X86][NFC] Add missing immediate qualifier to VSM3RNDS2 instruction #131576

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 2 additions & 2 deletions llvm/lib/Target/X86/X86InstrSSE.td
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -8384,14 +8384,14 @@ let Predicates = [HasSM3], Constraints = "$src1 = $dst" in {
}

multiclass VSM3RNDS2_Base {
def rr : Ii8<0xde, MRMSrcReg, (outs VR128:$dst),
def rri : Ii8<0xde, MRMSrcReg, (outs VR128:$dst),
(ins VR128:$src1, VR128:$src2, VR128:$src3, i32u8imm:$src4),
"vsm3rnds2\t{$src4, $src3, $src2, $dst|$dst, $src2, $src3, $src4}",
[(set VR128:$dst,
(int_x86_vsm3rnds2 VR128:$src1,
VR128:$src2, VR128:$src3, timm:$src4))]>,
Sched<[WriteVecIMul]>;
def rm : Ii8<0xde, MRMSrcMem, (outs VR128:$dst),
def rmi : Ii8<0xde, MRMSrcMem, (outs VR128:$dst),
(ins VR128:$src1, VR128:$src2, i128mem:$src3, i32u8imm:$src4),
"vsm3rnds2\t{$src4, $src3, $src2, $dst|$dst, $src2, $src3, $src4}",
[(set VR128:$dst,
Expand Down
2 changes: 1 addition & 1 deletion llvm/test/TableGen/x86-fold-tables.inc
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -6025,7 +6025,7 @@ static const X86FoldTableEntry Table3[] = {
{X86::VSHUFPSZrrikz, X86::VSHUFPSZrmikz, 0},
{X86::VSM3MSG1rr, X86::VSM3MSG1rm, 0},
{X86::VSM3MSG2rr, X86::VSM3MSG2rm, 0},
{X86::VSM3RNDS2rr, X86::VSM3RNDS2rm, 0},
{X86::VSM3RNDS2rri, X86::VSM3RNDS2rmi, 0},
{X86::VSQRTBF16Z128rk, X86::VSQRTBF16Z128mk, 0},
{X86::VSQRTBF16Z256rk, X86::VSQRTBF16Z256mk, 0},
{X86::VSQRTBF16Zrk, X86::VSQRTBF16Zmk, 0},
Expand Down