-
Notifications
You must be signed in to change notification settings - Fork 14.3k
[RISCV] Correct qc.e.li instruction definition #132380
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Conversation
It was incorrectly using QCIRVInstEAI which has a tied operand for the destination register.
@llvm/pr-subscribers-backend-risc-v Author: Sudharsan Veeravalli (svs-quic) ChangesThe instruction has no tied operands. It was incorrectly using QCIRVInstEAI which has a tied operand for the destination register. Full diff: https://github.com/llvm/llvm-project/pull/132380.diff 1 Files Affected:
diff --git a/llvm/lib/Target/RISCV/RISCVInstrInfoXqci.td b/llvm/lib/Target/RISCV/RISCVInstrInfoXqci.td
index c009bd3b24682..86d31937ab7a2 100644
--- a/llvm/lib/Target/RISCV/RISCVInstrInfoXqci.td
+++ b/llvm/lib/Target/RISCV/RISCVInstrInfoXqci.td
@@ -726,7 +726,16 @@ let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in {
let Inst{15-12} = imm20{18-15};
}
- def QC_E_LI : QCIRVInstEAI<0b000, 0b0, "qc.e.li">;
+ def QC_E_LI : RVInst48<(outs GPRNoX0:$rd), (ins simm32:$imm),
+ "qc.e.li", "$rd, $imm", [], InstFormatOther> {
+ bits<5> rd;
+ bits<32> imm;
+
+ let Inst{47-16} = imm;
+ let Inst{15-12} = 0b0000;
+ let Inst{11-7} = rd;
+ let Inst{6-0} = 0b0011111;
+ }
} // hasSideEffects = 0, mayLoad = 0, mayStore = 0
} // Predicates = [HasVendorXqcili, IsRV32]
|
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
LGTM
LLVM Buildbot has detected a new failure on builder Full details are available at: https://lab.llvm.org/buildbot/#/builders/59/builds/14724 Here is the relevant piece of the build log for the reference
|
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
LGTM
The instruction has no tied operands. It was incorrectly using QCIRVInstEAI which has a tied operand for the destination register.