Skip to content

[RISCV] Add LD_RV32/SD_RV32 to a few more functions in RISCVInstrInfo. #140640

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
May 20, 2025
Merged

[RISCV] Add LD_RV32/SD_RV32 to a few more functions in RISCVInstrInfo. #140640

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 4 additions & 0 deletions llvm/lib/Target/RISCV/RISCVInstrInfo.cpp
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -156,6 +156,7 @@ Register RISCVInstrInfo::isLoadFromStackSlot(const MachineInstr &MI,
MemBytes = TypeSize::getFixed(4);
break;
case RISCV::LD:
case RISCV::LD_RV32:
case RISCV::FLD:
MemBytes = TypeSize::getFixed(8);
break;
Expand Down Expand Up @@ -206,6 +207,7 @@ Register RISCVInstrInfo::isStoreToStackSlot(const MachineInstr &MI,
MemBytes = TypeSize::getFixed(4);
break;
case RISCV::SD:
case RISCV::SD_RV32:
case RISCV::FSD:
MemBytes = TypeSize::getFixed(8);
break;
Expand Down Expand Up @@ -3055,8 +3057,10 @@ bool RISCVInstrInfo::getMemOperandsWithOffsetWidth(
case RISCV::SW_INX:
case RISCV::FSW:
case RISCV::LD:
case RISCV::LD_RV32:
case RISCV::FLD:
case RISCV::SD:
case RISCV::SD_RV32:
case RISCV::FSD:
break;
default:
Expand Down