Skip to content

[RISCV] Add getSameRatioLMUL #69570

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 5 commits into from
Oct 19, 2023
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
9 changes: 9 additions & 0 deletions llvm/lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -206,6 +206,15 @@ unsigned RISCVVType::getSEWLMULRatio(unsigned SEW, RISCVII::VLMUL VLMul) {
return (SEW * 8) / LMul;
}

RISCVII::VLMUL RISCVVType::getSameRatioLMUL(unsigned SEW, RISCVII::VLMUL VLMUL,
unsigned EEW) {
unsigned Ratio = RISCVVType::getSEWLMULRatio(SEW, VLMUL);
unsigned EMULFixedPoint = (EEW * 8) / Ratio;
bool Fractional = EMULFixedPoint < 8;
unsigned EMUL = Fractional ? 8 / EMULFixedPoint : EMULFixedPoint / 8;
return RISCVVType::encodeLMUL(EMUL, Fractional);
}

// Include the auto-generated portion of the compress emitter.
#define GEN_UNCOMPRESS_INSTR
#define GEN_COMPRESS_INSTR
Expand Down
2 changes: 2 additions & 0 deletions llvm/lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.h
Original file line number Diff line number Diff line change
Expand Up @@ -535,6 +535,8 @@ void printVType(unsigned VType, raw_ostream &OS);

unsigned getSEWLMULRatio(unsigned SEW, RISCVII::VLMUL VLMul);

RISCVII::VLMUL getSameRatioLMUL(unsigned SEW, RISCVII::VLMUL VLMUL,
unsigned EEW);
} // namespace RISCVVType

namespace RISCVRVC {
Expand Down
1 change: 1 addition & 0 deletions llvm/unittests/Target/RISCV/CMakeLists.txt
Original file line number Diff line number Diff line change
Expand Up @@ -13,6 +13,7 @@ set(LLVM_LINK_COMPONENTS

add_llvm_target_unittest(RISCVTests
MCInstrAnalysisTest.cpp
RISCVBaseInfoTest.cpp
)

set_property(TARGET RISCVTests PROPERTY FOLDER "Tests/UnitTests/TargetTests")
34 changes: 34 additions & 0 deletions llvm/unittests/Target/RISCV/RISCVBaseInfoTest.cpp
Original file line number Diff line number Diff line change
@@ -0,0 +1,34 @@
//===- RISCVBaseInfoTest.cpp - RISCVBaseInfo unit tests ----------===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//

#include "MCTargetDesc/RISCVBaseInfo.h"

#include "gtest/gtest.h"

using namespace llvm;

namespace {
TEST(RISCVBaseInfo, CheckSameRatioLMUL) {
// Smaller LMUL.
EXPECT_EQ(RISCVII::LMUL_1,
RISCVVType::getSameRatioLMUL(16, RISCVII::LMUL_2, 8));
EXPECT_EQ(RISCVII::LMUL_F2,
RISCVVType::getSameRatioLMUL(16, RISCVII::LMUL_1, 8));
// Smaller fractional LMUL.
EXPECT_EQ(RISCVII::LMUL_F8,
RISCVVType::getSameRatioLMUL(16, RISCVII::LMUL_F4, 8));
// Bigger LMUL.
EXPECT_EQ(RISCVII::LMUL_2,
RISCVVType::getSameRatioLMUL(8, RISCVII::LMUL_1, 16));
EXPECT_EQ(RISCVII::LMUL_1,
RISCVVType::getSameRatioLMUL(8, RISCVII::LMUL_F2, 16));
// Bigger fractional LMUL.
EXPECT_EQ(RISCVII::LMUL_F2,
RISCVVType::getSameRatioLMUL(8, RISCVII::LMUL_F4, 16));
}
} // namespace