Skip to content

Commit e636086

Browse files
jinge90bb-sycl
authored andcommitted
Disable std::ldiv test for SYCL device. (intel#920)
Signed-off-by: jinge90 <[email protected]>
1 parent d4ce9e3 commit e636086

File tree

1 file changed

+8
-8
lines changed

1 file changed

+8
-8
lines changed

SYCL/DeviceLib/cmath_test.cpp

Lines changed: 8 additions & 8 deletions
Original file line numberDiff line numberDiff line change
@@ -162,12 +162,12 @@ template <class T> void device_cmath_test_2(s::queue &deviceQueue) {
162162
}
163163
#endif
164164

165-
// Disable std::lldiv test since it will lead to OCL CPU
166-
// failure, OCL CPU runtime has already fixed but need to
167-
// wait for the fix to propagate into pre-ci environment.
165+
// Disable std::lldiv and std::ldiv test since it will lead
166+
// to OCL CPU failure, OCL CPU runtime has already fixed but
167+
// need to wait for the fix to propagate into pre-ci environment.
168168
void device_integer_math_test(s::queue &deviceQueue) {
169169
div_t result_i[1];
170-
ldiv_t result_l[1];
170+
// ldiv_t result_l[1];
171171
// lldiv_t result_ll[1];
172172

173173
int result_i2[1];
@@ -176,21 +176,21 @@ void device_integer_math_test(s::queue &deviceQueue) {
176176

177177
{
178178
s::buffer<div_t, 1> buffer1(result_i, s::range<1>{1});
179-
s::buffer<ldiv_t, 1> buffer2(result_l, s::range<1>{1});
179+
// s::buffer<ldiv_t, 1> buffer2(result_l, s::range<1>{1});
180180
// s::buffer<lldiv_t, 1> buffer3(result_ll, s::range<1>{1});
181181
s::buffer<int, 1> buffer4(result_i2, s::range<1>{1});
182182
s::buffer<long int, 1> buffer5(result_l2, s::range<1>{1});
183183
s::buffer<long long int, 1> buffer6(result_ll2, s::range<1>{1});
184184
deviceQueue.submit([&](s::handler &cgh) {
185185
auto res_i_access = buffer1.get_access<sycl_write>(cgh);
186-
auto res_l_access = buffer2.get_access<sycl_write>(cgh);
186+
// auto res_l_access = buffer2.get_access<sycl_write>(cgh);
187187
// auto res_ll_access = buffer3.get_access<sycl_write>(cgh);
188188
auto res_i2_access = buffer4.get_access<sycl_write>(cgh);
189189
auto res_l2_access = buffer5.get_access<sycl_write>(cgh);
190190
auto res_ll2_access = buffer6.get_access<sycl_write>(cgh);
191191
cgh.single_task<class DeviceIntMathTest>([=]() {
192192
res_i_access[0] = std::div(99, 4);
193-
res_l_access[0] = std::ldiv(10000, 23);
193+
// res_l_access[0] = std::ldiv(10000, 23);
194194
// res_ll_access[0] = std::lldiv(200000000, 47);
195195
res_i2_access[0] = std::abs(-111);
196196
res_l2_access[0] = std::labs(10000);
@@ -200,7 +200,7 @@ void device_integer_math_test(s::queue &deviceQueue) {
200200
}
201201

202202
assert(result_i[0].quot == 24 && result_i[0].rem == 3);
203-
assert(result_l[0].quot == 434 && result_l[0].rem == 18);
203+
// assert(result_l[0].quot == 434 && result_l[0].rem == 18);
204204
// assert(result_ll[0].quot == 4255319 && result_ll[0].rem == 7);
205205
assert(result_i2[0] == 111);
206206
assert(result_l2[0] == 10000);

0 commit comments

Comments
 (0)