@@ -116,6 +116,7 @@ static const int rk3036_vop_intrs[] = {
116
116
static const struct vop_intr rk3036_intr = {
117
117
.intrs = rk3036_vop_intrs ,
118
118
.nintrs = ARRAY_SIZE (rk3036_vop_intrs ),
119
+ .line_flag_num [0 ] = VOP_REG (RK3036_INT_STATUS , 0xfff , 12 ),
119
120
.status = VOP_REG (RK3036_INT_STATUS , 0xf , 0 ),
120
121
.enable = VOP_REG (RK3036_INT_STATUS , 0xf , 4 ),
121
122
.clear = VOP_REG (RK3036_INT_STATUS , 0xf , 8 ),
@@ -130,7 +131,6 @@ static const struct vop_ctrl rk3036_ctrl_data = {
130
131
.hact_st_end = VOP_REG (RK3036_DSP_HACT_ST_END , 0x1fff1fff , 0 ),
131
132
.vtotal_pw = VOP_REG (RK3036_DSP_VTOTAL_VS_END , 0x1fff1fff , 0 ),
132
133
.vact_st_end = VOP_REG (RK3036_DSP_VACT_ST_END , 0x1fff1fff , 0 ),
133
- .line_flag_num [0 ] = VOP_REG (RK3036_INT_STATUS , 0xfff , 12 ),
134
134
.cfg_done = VOP_REG_SYNC (RK3036_REG_CFG_DONE , 0x1 , 0 ),
135
135
};
136
136
@@ -226,7 +226,6 @@ static const struct vop_ctrl rk3288_ctrl_data = {
226
226
.vact_st_end = VOP_REG (RK3288_DSP_VACT_ST_END , 0x1fff1fff , 0 ),
227
227
.hpost_st_end = VOP_REG (RK3288_POST_DSP_HACT_INFO , 0x1fff1fff , 0 ),
228
228
.vpost_st_end = VOP_REG (RK3288_POST_DSP_VACT_INFO , 0x1fff1fff , 0 ),
229
- .line_flag_num [0 ] = VOP_REG (RK3288_INTR_CTRL0 , 0x1fff , 12 ),
230
229
.global_regdone_en = VOP_REG (RK3288_SYS_CTRL , 0x1 , 11 ),
231
230
.cfg_done = VOP_REG_SYNC (RK3288_REG_CFG_DONE , 0x1 , 0 ),
232
231
};
@@ -258,6 +257,7 @@ static const int rk3288_vop_intrs[] = {
258
257
static const struct vop_intr rk3288_vop_intr = {
259
258
.intrs = rk3288_vop_intrs ,
260
259
.nintrs = ARRAY_SIZE (rk3288_vop_intrs ),
260
+ .line_flag_num [0 ] = VOP_REG (RK3288_INTR_CTRL0 , 0x1fff , 12 ),
261
261
.status = VOP_REG (RK3288_INTR_CTRL0 , 0xf , 0 ),
262
262
.enable = VOP_REG (RK3288_INTR_CTRL0 , 0xf , 4 ),
263
263
.clear = VOP_REG (RK3288_INTR_CTRL0 , 0xf , 8 ),
@@ -294,8 +294,6 @@ static const struct vop_ctrl rk3399_ctrl_data = {
294
294
.vact_st_end = VOP_REG (RK3399_DSP_VACT_ST_END , 0x1fff1fff , 0 ),
295
295
.hpost_st_end = VOP_REG (RK3399_POST_DSP_HACT_INFO , 0x1fff1fff , 0 ),
296
296
.vpost_st_end = VOP_REG (RK3399_POST_DSP_VACT_INFO , 0x1fff1fff , 0 ),
297
- .line_flag_num [0 ] = VOP_REG (RK3399_LINE_FLAG , 0xffff , 0 ),
298
- .line_flag_num [1 ] = VOP_REG (RK3399_LINE_FLAG , 0xffff , 16 ),
299
297
.cfg_done = VOP_REG_MASK_SYNC (RK3399_REG_CFG_DONE , 0x1 , 0 ),
300
298
};
301
299
@@ -312,6 +310,8 @@ static const int rk3399_vop_intrs[] = {
312
310
static const struct vop_intr rk3399_vop_intr = {
313
311
.intrs = rk3399_vop_intrs ,
314
312
.nintrs = ARRAY_SIZE (rk3399_vop_intrs ),
313
+ .line_flag_num [0 ] = VOP_REG (RK3399_LINE_FLAG , 0xffff , 0 ),
314
+ .line_flag_num [1 ] = VOP_REG (RK3399_LINE_FLAG , 0xffff , 16 ),
315
315
.status = VOP_REG_MASK_SYNC (RK3399_INTR_STATUS0 , 0xffff , 0 ),
316
316
.enable = VOP_REG_MASK_SYNC (RK3399_INTR_EN0 , 0xffff , 0 ),
317
317
.clear = VOP_REG_MASK_SYNC (RK3399_INTR_CLEAR0 , 0xffff , 0 ),
0 commit comments