Skip to content

Correct typo in RASR register aliases #247

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Jul 18, 2020
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
12 changes: 6 additions & 6 deletions src/peripheral/mpu.rs
Original file line number Diff line number Diff line change
Expand Up @@ -18,16 +18,16 @@ pub struct RegisterBlock {
pub rasr: RW<u32>,
/// Alias 1 of RBAR
pub rbar_a1: RW<u32>,
/// Alias 1 of RSAR
pub rsar_a1: RW<u32>,
/// Alias 1 of RASR
pub rasr_a1: RW<u32>,
/// Alias 2 of RBAR
pub rbar_a2: RW<u32>,
/// Alias 2 of RSAR
pub rsar_a2: RW<u32>,
/// Alias 2 of RASR
pub rasr_a2: RW<u32>,
/// Alias 3 of RBAR
pub rbar_a3: RW<u32>,
/// Alias 3 of RSAR
pub rsar_a3: RW<u32>,
/// Alias 3 of RASR
pub rasr_a3: RW<u32>,
}

/// Register block for ARMv8-M
Expand Down
6 changes: 3 additions & 3 deletions src/peripheral/test.rs
Original file line number Diff line number Diff line change
Expand Up @@ -100,11 +100,11 @@ fn mpu() {
assert_eq!(address(&mpu.rbar), 0xE000ED9C);
assert_eq!(address(&mpu.rasr), 0xE000EDA0);
assert_eq!(address(&mpu.rbar_a1), 0xE000EDA4);
assert_eq!(address(&mpu.rsar_a1), 0xE000EDA8);
assert_eq!(address(&mpu.rasr_a1), 0xE000EDA8);
assert_eq!(address(&mpu.rbar_a2), 0xE000EDAC);
assert_eq!(address(&mpu.rsar_a2), 0xE000EDB0);
assert_eq!(address(&mpu.rasr_a2), 0xE000EDB0);
assert_eq!(address(&mpu.rbar_a3), 0xE000EDB4);
assert_eq!(address(&mpu.rsar_a3), 0xE000EDB8);
assert_eq!(address(&mpu.rasr_a3), 0xE000EDB8);
}

#[test]
Expand Down