Skip to content

Fix SIMD bit shifts #11907

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Jan 30, 2014
Merged

Fix SIMD bit shifts #11907

merged 1 commit into from
Jan 30, 2014

Conversation

sanxiyn
Copy link
Member

@sanxiyn sanxiyn commented Jan 29, 2014

For the purpose of deciding whether to truncate or extend the right hand side of bit shifts, use the size of the element type for SIMD vector types.

Fix #11900.

bors added a commit that referenced this pull request Jan 30, 2014
For the purpose of deciding whether to truncate or extend the right hand side of bit shifts, use the size of the element type for SIMD vector types.

Fix #11900.
@bors bors closed this Jan 30, 2014
@bors bors merged commit 5f68142 into rust-lang:master Jan 30, 2014
@sanxiyn sanxiyn deleted the simd-shift branch February 3, 2014 10:44
flip1995 pushed a commit to flip1995/rust that referenced this pull request Dec 16, 2023
Add a function to check whether binary oprands are nontrivial

fixes [#issue11885](rust-lang/rust-clippy#11885)

It's hard to check whether operator is overrided through context of lint.
So, assume non-trivial structure like tuple, array or sturt, using a overrided binary operator in this lint, which might cause a side effict.
This is not detected before.
Althrough this might weaken the ability of this lint, it may more useful than before. Maybe this lint will cause an error, but now, it not. And assuming side effect of non-trivial structure with operator  is not a bad thing, right?

changelog: Fix: [`no_effect`] check if binary operands are nontrivial
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

LLVM assertion on SIMD bit shift, ICE on SIMD division
4 participants