Skip to content

Commit 216cf9b

Browse files
sunnygleasonLicenser
sunnygleason
authored and
Licenser
committed
fix: removing 64-bit comparison ops (noticed they're in AARCH64)
1 parent d6b0550 commit 216cf9b

File tree

1 file changed

+0
-200
lines changed

1 file changed

+0
-200
lines changed

‎crates/core_arch/src/arm/neon/generated.rs

Lines changed: 0 additions & 200 deletions
Original file line numberDiff line numberDiff line change
@@ -542,26 +542,6 @@ pub unsafe fn vceqq_u32(a: uint32x4_t, b: uint32x4_t) -> uint32x4_t {
542542
simd_eq(a, b)
543543
}
544544

545-
/// Compare bitwise Equal (vector)
546-
#[inline]
547-
#[target_feature(enable = "neon")]
548-
#[cfg_attr(target_arch = "arm", target_feature(enable = "v7"))]
549-
#[cfg_attr(all(test, target_arch = "arm"), assert_instr(cmeq))]
550-
#[cfg_attr(all(test, target_arch = "aarch64"), assert_instr(cmeq))]
551-
pub unsafe fn vceq_u64(a: uint64x1_t, b: uint64x1_t) -> uint64x1_t {
552-
simd_eq(a, b)
553-
}
554-
555-
/// Compare bitwise Equal (vector)
556-
#[inline]
557-
#[target_feature(enable = "neon")]
558-
#[cfg_attr(target_arch = "arm", target_feature(enable = "v7"))]
559-
#[cfg_attr(all(test, target_arch = "arm"), assert_instr(cmeq))]
560-
#[cfg_attr(all(test, target_arch = "aarch64"), assert_instr(cmeq))]
561-
pub unsafe fn vceqq_u64(a: uint64x2_t, b: uint64x2_t) -> uint64x2_t {
562-
simd_eq(a, b)
563-
}
564-
565545
/// Compare bitwise Equal (vector)
566546
#[inline]
567547
#[target_feature(enable = "neon")]
@@ -622,26 +602,6 @@ pub unsafe fn vceqq_s32(a: int32x4_t, b: int32x4_t) -> uint32x4_t {
622602
simd_eq(a, b)
623603
}
624604

625-
/// Compare bitwise Equal (vector)
626-
#[inline]
627-
#[target_feature(enable = "neon")]
628-
#[cfg_attr(target_arch = "arm", target_feature(enable = "v7"))]
629-
#[cfg_attr(all(test, target_arch = "arm"), assert_instr(cmeq))]
630-
#[cfg_attr(all(test, target_arch = "aarch64"), assert_instr(cmeq))]
631-
pub unsafe fn vceq_s64(a: int64x1_t, b: int64x1_t) -> uint64x1_t {
632-
simd_eq(a, b)
633-
}
634-
635-
/// Compare bitwise Equal (vector)
636-
#[inline]
637-
#[target_feature(enable = "neon")]
638-
#[cfg_attr(target_arch = "arm", target_feature(enable = "v7"))]
639-
#[cfg_attr(all(test, target_arch = "arm"), assert_instr(cmeq))]
640-
#[cfg_attr(all(test, target_arch = "aarch64"), assert_instr(cmeq))]
641-
pub unsafe fn vceqq_s64(a: int64x2_t, b: int64x2_t) -> uint64x2_t {
642-
simd_eq(a, b)
643-
}
644-
645605
/// Floating-point compare equal
646606
#[inline]
647607
#[target_feature(enable = "neon")]
@@ -722,26 +682,6 @@ pub unsafe fn vcgtq_s32(a: int32x4_t, b: int32x4_t) -> uint32x4_t {
722682
simd_gt(a, b)
723683
}
724684

725-
/// Compare signed greater than
726-
#[inline]
727-
#[target_feature(enable = "neon")]
728-
#[cfg_attr(target_arch = "arm", target_feature(enable = "v7"))]
729-
#[cfg_attr(all(test, target_arch = "arm"), assert_instr(cmgt))]
730-
#[cfg_attr(all(test, target_arch = "aarch64"), assert_instr(cmgt))]
731-
pub unsafe fn vcgt_s64(a: int64x1_t, b: int64x1_t) -> uint64x1_t {
732-
simd_gt(a, b)
733-
}
734-
735-
/// Compare signed greater than
736-
#[inline]
737-
#[target_feature(enable = "neon")]
738-
#[cfg_attr(target_arch = "arm", target_feature(enable = "v7"))]
739-
#[cfg_attr(all(test, target_arch = "arm"), assert_instr(cmgt))]
740-
#[cfg_attr(all(test, target_arch = "aarch64"), assert_instr(cmgt))]
741-
pub unsafe fn vcgtq_s64(a: int64x2_t, b: int64x2_t) -> uint64x2_t {
742-
simd_gt(a, b)
743-
}
744-
745685
/// Compare unsigned highe
746686
#[inline]
747687
#[target_feature(enable = "neon")]
@@ -802,26 +742,6 @@ pub unsafe fn vcgtq_u32(a: uint32x4_t, b: uint32x4_t) -> uint32x4_t {
802742
simd_gt(a, b)
803743
}
804744

805-
/// Compare unsigned highe
806-
#[inline]
807-
#[target_feature(enable = "neon")]
808-
#[cfg_attr(target_arch = "arm", target_feature(enable = "v7"))]
809-
#[cfg_attr(all(test, target_arch = "arm"), assert_instr(cmhi))]
810-
#[cfg_attr(all(test, target_arch = "aarch64"), assert_instr(cmhi))]
811-
pub unsafe fn vcgt_u64(a: uint64x1_t, b: uint64x1_t) -> uint64x1_t {
812-
simd_gt(a, b)
813-
}
814-
815-
/// Compare unsigned highe
816-
#[inline]
817-
#[target_feature(enable = "neon")]
818-
#[cfg_attr(target_arch = "arm", target_feature(enable = "v7"))]
819-
#[cfg_attr(all(test, target_arch = "arm"), assert_instr(cmhi))]
820-
#[cfg_attr(all(test, target_arch = "aarch64"), assert_instr(cmhi))]
821-
pub unsafe fn vcgtq_u64(a: uint64x2_t, b: uint64x2_t) -> uint64x2_t {
822-
simd_gt(a, b)
823-
}
824-
825745
/// Floating-point compare greater than
826746
#[inline]
827747
#[target_feature(enable = "neon")]
@@ -902,26 +822,6 @@ pub unsafe fn vcltq_s32(a: int32x4_t, b: int32x4_t) -> uint32x4_t {
902822
simd_lt(a, b)
903823
}
904824

905-
/// Compare signed less than
906-
#[inline]
907-
#[target_feature(enable = "neon")]
908-
#[cfg_attr(target_arch = "arm", target_feature(enable = "v7"))]
909-
#[cfg_attr(all(test, target_arch = "arm"), assert_instr(cmgt))]
910-
#[cfg_attr(all(test, target_arch = "aarch64"), assert_instr(cmgt))]
911-
pub unsafe fn vclt_s64(a: int64x1_t, b: int64x1_t) -> uint64x1_t {
912-
simd_lt(a, b)
913-
}
914-
915-
/// Compare signed less than
916-
#[inline]
917-
#[target_feature(enable = "neon")]
918-
#[cfg_attr(target_arch = "arm", target_feature(enable = "v7"))]
919-
#[cfg_attr(all(test, target_arch = "arm"), assert_instr(cmgt))]
920-
#[cfg_attr(all(test, target_arch = "aarch64"), assert_instr(cmgt))]
921-
pub unsafe fn vcltq_s64(a: int64x2_t, b: int64x2_t) -> uint64x2_t {
922-
simd_lt(a, b)
923-
}
924-
925825
/// Compare unsigned less than
926826
#[inline]
927827
#[target_feature(enable = "neon")]
@@ -962,26 +862,6 @@ pub unsafe fn vcltq_u16(a: uint16x8_t, b: uint16x8_t) -> uint16x8_t {
962862
simd_lt(a, b)
963863
}
964864

965-
/// Compare unsigned less than
966-
#[inline]
967-
#[target_feature(enable = "neon")]
968-
#[cfg_attr(target_arch = "arm", target_feature(enable = "v7"))]
969-
#[cfg_attr(all(test, target_arch = "arm"), assert_instr(cmhi))]
970-
#[cfg_attr(all(test, target_arch = "aarch64"), assert_instr(cmhi))]
971-
pub unsafe fn vclt_u64(a: uint64x1_t, b: uint64x1_t) -> uint64x1_t {
972-
simd_lt(a, b)
973-
}
974-
975-
/// Compare unsigned less than
976-
#[inline]
977-
#[target_feature(enable = "neon")]
978-
#[cfg_attr(target_arch = "arm", target_feature(enable = "v7"))]
979-
#[cfg_attr(all(test, target_arch = "arm"), assert_instr(cmhi))]
980-
#[cfg_attr(all(test, target_arch = "aarch64"), assert_instr(cmhi))]
981-
pub unsafe fn vcltq_u64(a: uint64x2_t, b: uint64x2_t) -> uint64x2_t {
982-
simd_lt(a, b)
983-
}
984-
985865
/// Compare unsigned less than
986866
#[inline]
987867
#[target_feature(enable = "neon")]
@@ -1082,26 +962,6 @@ pub unsafe fn vcleq_s32(a: int32x4_t, b: int32x4_t) -> uint32x4_t {
1082962
simd_le(a, b)
1083963
}
1084964

1085-
/// Compare signed less than or equal
1086-
#[inline]
1087-
#[target_feature(enable = "neon")]
1088-
#[cfg_attr(target_arch = "arm", target_feature(enable = "v7"))]
1089-
#[cfg_attr(all(test, target_arch = "arm"), assert_instr(cmge))]
1090-
#[cfg_attr(all(test, target_arch = "aarch64"), assert_instr(cmge))]
1091-
pub unsafe fn vcle_s64(a: int64x1_t, b: int64x1_t) -> uint64x1_t {
1092-
simd_le(a, b)
1093-
}
1094-
1095-
/// Compare signed less than or equal
1096-
#[inline]
1097-
#[target_feature(enable = "neon")]
1098-
#[cfg_attr(target_arch = "arm", target_feature(enable = "v7"))]
1099-
#[cfg_attr(all(test, target_arch = "arm"), assert_instr(cmge))]
1100-
#[cfg_attr(all(test, target_arch = "aarch64"), assert_instr(cmge))]
1101-
pub unsafe fn vcleq_s64(a: int64x2_t, b: int64x2_t) -> uint64x2_t {
1102-
simd_le(a, b)
1103-
}
1104-
1105965
/// Compare unsigned less than or equal
1106966
#[inline]
1107967
#[target_feature(enable = "neon")]
@@ -1162,26 +1022,6 @@ pub unsafe fn vcleq_u32(a: uint32x4_t, b: uint32x4_t) -> uint32x4_t {
11621022
simd_le(a, b)
11631023
}
11641024

1165-
/// Compare unsigned less than or equal
1166-
#[inline]
1167-
#[target_feature(enable = "neon")]
1168-
#[cfg_attr(target_arch = "arm", target_feature(enable = "v7"))]
1169-
#[cfg_attr(all(test, target_arch = "arm"), assert_instr(cmhs))]
1170-
#[cfg_attr(all(test, target_arch = "aarch64"), assert_instr(cmhs))]
1171-
pub unsafe fn vcle_u64(a: uint64x1_t, b: uint64x1_t) -> uint64x1_t {
1172-
simd_le(a, b)
1173-
}
1174-
1175-
/// Compare unsigned less than or equal
1176-
#[inline]
1177-
#[target_feature(enable = "neon")]
1178-
#[cfg_attr(target_arch = "arm", target_feature(enable = "v7"))]
1179-
#[cfg_attr(all(test, target_arch = "arm"), assert_instr(cmhs))]
1180-
#[cfg_attr(all(test, target_arch = "aarch64"), assert_instr(cmhs))]
1181-
pub unsafe fn vcleq_u64(a: uint64x2_t, b: uint64x2_t) -> uint64x2_t {
1182-
simd_le(a, b)
1183-
}
1184-
11851025
/// Floating-point compare less than or equal
11861026
#[inline]
11871027
#[target_feature(enable = "neon")]
@@ -1262,26 +1102,6 @@ pub unsafe fn vcgeq_s32(a: int32x4_t, b: int32x4_t) -> uint32x4_t {
12621102
simd_ge(a, b)
12631103
}
12641104

1265-
/// Compare signed greater than or equal
1266-
#[inline]
1267-
#[target_feature(enable = "neon")]
1268-
#[cfg_attr(target_arch = "arm", target_feature(enable = "v7"))]
1269-
#[cfg_attr(all(test, target_arch = "arm"), assert_instr(cmge))]
1270-
#[cfg_attr(all(test, target_arch = "aarch64"), assert_instr(cmge))]
1271-
pub unsafe fn vcge_s64(a: int64x1_t, b: int64x1_t) -> uint64x1_t {
1272-
simd_ge(a, b)
1273-
}
1274-
1275-
/// Compare signed greater than or equal
1276-
#[inline]
1277-
#[target_feature(enable = "neon")]
1278-
#[cfg_attr(target_arch = "arm", target_feature(enable = "v7"))]
1279-
#[cfg_attr(all(test, target_arch = "arm"), assert_instr(cmge))]
1280-
#[cfg_attr(all(test, target_arch = "aarch64"), assert_instr(cmge))]
1281-
pub unsafe fn vcgeq_s64(a: int64x2_t, b: int64x2_t) -> uint64x2_t {
1282-
simd_ge(a, b)
1283-
}
1284-
12851105
/// Compare unsigned greater than or equal
12861106
#[inline]
12871107
#[target_feature(enable = "neon")]
@@ -1342,26 +1162,6 @@ pub unsafe fn vcgeq_u32(a: uint32x4_t, b: uint32x4_t) -> uint32x4_t {
13421162
simd_ge(a, b)
13431163
}
13441164

1345-
/// Compare unsigned greater than or equal
1346-
#[inline]
1347-
#[target_feature(enable = "neon")]
1348-
#[cfg_attr(target_arch = "arm", target_feature(enable = "v7"))]
1349-
#[cfg_attr(all(test, target_arch = "arm"), assert_instr(cmhs))]
1350-
#[cfg_attr(all(test, target_arch = "aarch64"), assert_instr(cmhs))]
1351-
pub unsafe fn vcge_u64(a: uint64x1_t, b: uint64x1_t) -> uint64x1_t {
1352-
simd_ge(a, b)
1353-
}
1354-
1355-
/// Compare unsigned greater than or equal
1356-
#[inline]
1357-
#[target_feature(enable = "neon")]
1358-
#[cfg_attr(target_arch = "arm", target_feature(enable = "v7"))]
1359-
#[cfg_attr(all(test, target_arch = "arm"), assert_instr(cmhs))]
1360-
#[cfg_attr(all(test, target_arch = "aarch64"), assert_instr(cmhs))]
1361-
pub unsafe fn vcgeq_u64(a: uint64x2_t, b: uint64x2_t) -> uint64x2_t {
1362-
simd_ge(a, b)
1363-
}
1364-
13651165
/// Floating-point compare greater than or equal
13661166
#[inline]
13671167
#[target_feature(enable = "neon")]

0 commit comments

Comments
 (0)