Skip to content

Commit 1756d9f

Browse files
author
git apple-llvm automerger
committed
Merge commit 'b92b548168ce' from llvm.org/main into next
2 parents 1843554 + b92b548 commit 1756d9f

File tree

21 files changed

+11058
-1
lines changed

21 files changed

+11058
-1
lines changed

llvm/lib/Target/RISCV/RISCV.td

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -58,6 +58,7 @@ include "RISCVSchedSiFive7.td"
5858
include "RISCVSchedSiFiveP400.td"
5959
include "RISCVSchedSiFiveP500.td"
6060
include "RISCVSchedSiFiveP600.td"
61+
include "RISCVSchedSiFiveP800.td"
6162
include "RISCVSchedSpacemitX60.td"
6263
include "RISCVSchedSyntacoreSCR1.td"
6364
include "RISCVSchedSyntacoreSCR345.td"

llvm/lib/Target/RISCV/RISCVProcessors.td

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -365,7 +365,7 @@ def SIFIVE_P670 : RISCVProcessorModel<"sifive-p670", SiFiveP600Model,
365365
TuneVXRMPipelineFlush,
366366
TunePostRAScheduler]>;
367367

368-
def SIFIVE_P870 : RISCVProcessorModel<"sifive-p870", NoSchedModel,
368+
def SIFIVE_P870 : RISCVProcessorModel<"sifive-p870", SiFiveP800Model,
369369
!listconcat(RVA23U64Features,
370370
[FeatureStdExtZama16b,
371371
FeatureStdExtZfh,

0 commit comments

Comments
 (0)