@@ -294,14 +294,6 @@ let TargetPrefix = "riscv" in {
294
294
let ExtendOperand = 3;
295
295
}
296
296
297
- // For vmv.v.v, vmv.v.x, vmv.v.i
298
- // Input: (vector_in/scalar_in, vl)
299
- class RISCVUnary : Intrinsic<[llvm_anyvector_ty],
300
- [llvm_any_ty, llvm_anyint_ty],
301
- [IntrNoMem] >, RISCVVIntrinsic {
302
- let ExtendOperand = 1;
303
- }
304
-
305
297
class RISCVTernaryAAAXNoMask
306
298
: Intrinsic<[llvm_anyvector_ty],
307
299
[LLVMMatchType<0>, LLVMMatchType<0>, llvm_anyint_ty,
@@ -440,8 +432,14 @@ let TargetPrefix = "riscv" in {
440
432
defm vssubu : RISCVSaturatingBinaryAAX;
441
433
defm vssub : RISCVSaturatingBinaryAAX;
442
434
443
- def int_riscv_vmv_v_v : RISCVUnary;
444
- def int_riscv_vmv_v_x : RISCVUnary;
435
+ def int_riscv_vmv_v_v : Intrinsic<[llvm_anyvector_ty],
436
+ [LLVMMatchType<0>, llvm_anyint_ty],
437
+ [IntrNoMem]>, RISCVVIntrinsic;
438
+ def int_riscv_vmv_v_x : Intrinsic<[llvm_anyint_ty],
439
+ [LLVMVectorElementType<0>, llvm_anyint_ty],
440
+ [IntrNoMem]>, RISCVVIntrinsic {
441
+ let ExtendOperand = 1;
442
+ }
445
443
446
444
def int_riscv_vmv_x_s : Intrinsic<[LLVMVectorElementType<0>],
447
445
[llvm_anyint_ty],
0 commit comments