Skip to content

Pick [AArch64] Add custom lowering for load <3 x i8>. #8078

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 2 commits into from
Jan 30, 2024

Conversation

fhahn
Copy link

@fhahn fhahn commented Jan 30, 2024

No description provided.

fhahn added 2 commits January 30, 2024 14:17
Another round of additional tests for
llvm#7863
with different sext/zext and use variants.

(cherry-picked from 6251b6b)
Add custom combine to lower load <3 x i8> as the more efficient sequence
below:
   ldrb wX, [x0, swiftlang#2]
   ldrh wY, [x0]
   orr wX, wY, wX, lsl swiftlang#16
   fmov s0, wX

At the moment, there are almost no cases in which such vector operations
will be generated automatically. The motivating case is non-power-of-2
SLP vectorization: llvm#77790

(cherry-picked from d1e162e)
@fhahn
Copy link
Author

fhahn commented Jan 30, 2024

@swift-ci please test

@fhahn
Copy link
Author

fhahn commented Jan 30, 2024

@swift-ci please test llvm

@fhahn fhahn merged commit 0c7051c into swiftlang:stable/20230725 Jan 30, 2024
@fhahn fhahn deleted the vec3-load branch February 1, 2024 18:21
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant