Skip to content

Rename text region in ARM linker file for Renesas & Realtek boards #7729

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Aug 9, 2018
Merged

Rename text region in ARM linker file for Renesas & Realtek boards #7729

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/device/TOOLCHAIN_ARM_STD/MBRZA1LU.sct
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -23,7 +23,7 @@ LOAD_TTB __TTB_BASE __TTB_SIZE ; Page 0 of On-Chip Data Retention RAM
{ } ; Level-1 Translation Table for MMU
}

SFLASH MBED_APP_START MBED_APP_SIZE ; load region size_region
LR_IROM1 MBED_APP_START MBED_APP_SIZE ; load region size_region
{
#if (MBED_APP_START == 0x18000000)
BOOT_LOADER_BEGIN MBED_APP_START FIXED
Expand Down
2 changes: 1 addition & 1 deletion targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/device/TOOLCHAIN_ARM_STD/MBRZA1H.sct
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -23,7 +23,7 @@ LOAD_TTB __TTB_BASE __TTB_SIZE ; Page 0 of On-Chip Data Retention RAM
{ } ; Level-1 Translation Table for MMU
}

SFLASH MBED_APP_START MBED_APP_SIZE ; load region size_region
LR_IROM1 MBED_APP_START MBED_APP_SIZE ; load region size_region
{
#if (MBED_APP_START == 0x18000000)
BOOT_LOADER_BEGIN MBED_APP_START FIXED
Expand Down
2 changes: 1 addition & 1 deletion targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_VK_RZ_A1H/device/TOOLCHAIN_ARM_STD/VKRZA1H.sct
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -16,7 +16,7 @@ LOAD_TTB __TTB_BASE __TTB_SIZE ; Page 0 of On-Chip Data Retention RAM
{ } ; Level-1 Translation Table for MMU
}

SFLASH __ROM_BASE __ROM_SIZE ; load region size_region
LR_IROM1 __ROM_BASE __ROM_SIZE ; load region size_region
{
VECTORS __VECTOR_BASE FIXED
{
Expand Down
4 changes: 2 additions & 2 deletions targets/TARGET_Realtek/TARGET_AMEBA/TARGET_RTL8195A/device/TOOLCHAIN_ARM_STD/rtl8195a.sct
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -17,7 +17,7 @@ LR_IRAM 0x10007000 (0x70000 - 0x7000) {
*rtl8195a_init*.o(.image2.validate.rodata*)
}

ER_IRAM +0 FIXED {
LR_IROM1 +0 FIXED {
*(.ARM.exidx)
*(.init_array)
*rtl8195a_crypto*.o (+RO)
Expand Down Expand Up @@ -55,7 +55,7 @@ LR_TCM 0x1FFF0000 0x10000 {
}
}

LR_DRAM 0x30000000 0x200000 {
LR_IROM1 0x30000000 0x200000 {

Copy link
Contributor

@M-ichae-l M-ichae-l Sep 27, 2018 •
edited
Loading

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

These two regions (LR_DRAM & ER_IRAM) had re-named as one region (LR_IROM1). Are there any reasons? LR_DRAM is actually not a region that only has text. I wonder the name changes may cause further issues.

Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

@davidsaada

Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Any suggestions?

ER_DRAM +0 FIXED {
.ANY (+RO)
Expand Down