Skip to content

[SYCL][FPGA] Add defaults for streaming and register_map fpga_kernel_properties, fix RegisterMap sycl-post-link #10406

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 4 commits into from
Jul 25, 2023

Conversation

bowenxue-intel
Copy link
Contributor

@bowenxue-intel bowenxue-intel commented Jul 14, 2023

Add defaults for template parameters for streaming_interface and register_map_interface in fpga_kernel_properties.hpp since current usage gets too verbose, and defaults are allowed and implementation defined.

Register map interface also does not match SPIRV expected interface spec and implementation, so update sycl-post-link.

@bowenxue-intel bowenxue-intel requested review from a team as code owners July 14, 2023 22:09
@bowenxue-intel bowenxue-intel requested a review from bso-intel July 14, 2023 22:09
@bowenxue-intel bowenxue-intel force-pushed the fpga_kernel_properties branch from 6d73d04 to d7d9192 Compare July 14, 2023 22:37
@bowenxue-intel bowenxue-intel temporarily deployed to aws July 14, 2023 23:27 — with GitHub Actions Inactive
@bowenxue-intel bowenxue-intel temporarily deployed to aws July 15, 2023 02:20 — with GitHub Actions Inactive
@bowenxue-intel bowenxue-intel temporarily deployed to aws July 15, 2023 03:40 — with GitHub Actions Inactive
Copy link
Contributor

@maksimsab maksimsab left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Tools part LGTM

@bowenxue-intel bowenxue-intel changed the title Add defaults for streaming and register_map fpga_kernel_properties, fix RegisterMap sycl-post-link [SYCL][FPGA] Add defaults for streaming and register_map fpga_kernel_properties, fix RegisterMap sycl-post-link Jul 18, 2023
@bowenxue-intel bowenxue-intel temporarily deployed to aws July 18, 2023 18:57 — with GitHub Actions Inactive
@bowenxue-intel bowenxue-intel temporarily deployed to aws July 18, 2023 19:35 — with GitHub Actions Inactive
@bowenxue-intel
Copy link
Contributor Author

Ping @intel/llvm-reviewers-runtime

@bowenxue-intel
Copy link
Contributor Author

Hi @intel/llvm-gatekeepers can this PR be merged?

@AlexeySachkov AlexeySachkov merged commit 23a6f38 into intel:sycl Jul 25, 2023
mdtoguchi pushed a commit to mdtoguchi/llvm that referenced this pull request Oct 18, 2023
…properties, fix RegisterMap sycl-post-link (intel#10406)

Add defaults for template parameters for streaming_interface and
register_map_interface in fpga_kernel_properties.hpp since current usage
gets too verbose, and defaults are allowed and implementation defined.

Register map interface also does not match SPIRV expected interface
[spec](https://github.com/KhronosGroup/SPIRV-Registry/blob/main/extensions/INTEL/SPV_INTEL_kernel_attributes.asciidoc)
and
[implementation](KhronosGroup/SPIRV-LLVM-Translator#1774),
so update sycl-post-link.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

4 participants