Skip to content

[SYCL][E2E] Fix preview testing of vec_rel_swizzle_ops #12040

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged

Conversation

steffenlarsen
Copy link
Contributor

The commit introducing vec_rel_swizzle_ops missed testing with the preview options due to a fix happening in the interrim. It is supposed to build with the %{build} tag to ensure CUDA and HIP are built with the correct target binaries. This commit fixes this issue.

The commit introducing vec_rel_swizzle_ops missed testing with the
preview options due to a fix happening in the interrim. It is supposed
to build with the %{build} tag to ensure CUDA and HIP are built with the
correct target binaries. This commit fixes this issue.

Signed-off-by: Larsen, Steffen <[email protected]>
Copy link
Contributor

@maarquitos14 maarquitos14 left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM!

@steffenlarsen steffenlarsen merged commit 5a5fcad into intel:sycl Nov 30, 2023
@steffenlarsen steffenlarsen deleted the steffen/fix_vec_rel_swizzle_op branch November 30, 2023 11:06
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants