Skip to content

[SYCL][FPGA] Refactor statments attributes to align with community the way we handle conflicting vs duplicate values #12243

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 3 commits into from
Jan 10, 2024

Conversation

smanna12
Copy link
Contributor

@smanna12 smanna12 commented Dec 24, 2023

This patch diagnose non-identical duplicates as a 'conflicting' loop attributes and suppress duplicate errors in cases where the two match for FPGA SYCL attributes: 'SYCLIntelMaxInterleavingAttr', 'SYCLIntelSpeculatedIterationsAttr', and 'SYCLIntelMaxReinvocationDelayAttr' to align with clang community change (Ref: llvm/llvm-project#70762).

…e way we handle conflicting vs duplicate values

This patch diagnose non-identical duplicates as a 'conflicting' loop attributes
and suppress duplicate errors in cases where the two match for FPGA SYCL attributes: 'SYCLIntelMaxInterleavingAttr', 'SYCLIntelSpeculatedIterationsAttr', and
'SYCLIntelMaxReinvocationDelayAttr' to align with clang community change (Ref: llvm/llvm-project#70762).

Signed-off-by: Soumi Manna <[email protected]>
@smanna12 smanna12 requested a review from a team as a code owner December 24, 2023 19:51
@smanna12 smanna12 changed the title [SYCL][FPGA] Refactor statments attributes to align with community th… [SYCL][FPGA] Refactor statments attributes to align with community the way we handle conflicting vs duplicate values Dec 24, 2023
Copy link
Contributor

github-actions bot commented Dec 24, 2023

✅ With the latest revision this PR passed the C/C++ code formatter.

@smanna12
Copy link
Contributor Author

Thanks @premanandrao for reviews.

@intel/llvm-gatekeepers, This is ready to merge. Thank you

@aelovikov-intel aelovikov-intel merged commit e29237e into intel:sycl Jan 10, 2024
@smanna12 smanna12 deleted the Update_Diags_with_LoopAttrs branch January 10, 2024 21:21
smanna12 added a commit to smanna12/llvm that referenced this pull request Mar 25, 2024
…e way we handle conflicting vs duplicate values

This patch updates ExprArgument<> to use same routine CheckForDuplicateAttrs() that was added on intel#12243 to diagnose non-identical duplicates as a 'conflicting' loop attributes and suppresse duplicate errors in cases where the two match for FPGA SYCL attributes: [[intel::max_concurrency()]] and [[intel::initiation_interval()]] to align with clang community change (Ref: llvm/llvm-project#70762).

Signed-off-by: Soumi Manna <[email protected]>
sarnex pushed a commit that referenced this pull request Mar 27, 2024
…e way we handle conflicting vs duplicate values (#13146)

This patch updates ExprArgument<> to use same routine
CheckForDuplicateAttrs() that was added on
#12243 to diagnose non-identical
duplicates as a 'conflicting' loop attributes and suppresse duplicate
errors in cases where the two match for FPGA SYCL attributes:
[[intel::max_concurrency()]] and [[intel::initiation_interval()]] to
align with clang community change (Ref:
llvm/llvm-project#70762).

---------

Signed-off-by: Soumi Manna <[email protected]>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants