Skip to content

[SYCL][FPGA] Refactor statments attributes to align with community the way we handle conflicting vs duplicate values #13146

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 2 commits into from
Mar 27, 2024

Conversation

smanna12
Copy link
Contributor

@smanna12 smanna12 commented Mar 25, 2024

This patch updates ExprArgument<> to use same routine CheckForDuplicateAttrs() that was added on #12243 to diagnose non-identical duplicates as a 'conflicting' loop attributes and suppresse duplicate errors in cases where the two match for FPGA SYCL attributes: [[intel::max_concurrency()]] and [[intel::initiation_interval()]] to align with clang community change (Ref: llvm/llvm-project#70762).

…e way we handle conflicting vs duplicate values

This patch updates ExprArgument<> to use same routine CheckForDuplicateAttrs() that was added on intel#12243 to diagnose non-identical duplicates as a 'conflicting' loop attributes and suppresse duplicate errors in cases where the two match for FPGA SYCL attributes: [[intel::max_concurrency()]] and [[intel::initiation_interval()]] to align with clang community change (Ref: llvm/llvm-project#70762).

Signed-off-by: Soumi Manna <[email protected]>
@smanna12 smanna12 changed the title [SYCL][FPGA] Refactor statments attributes to align with community th… [SYCL][FPGA] Refactor statments attributes to align with community the way we handle conflicting vs duplicate values Mar 25, 2024
@smanna12 smanna12 marked this pull request as ready for review March 25, 2024 18:04
@smanna12 smanna12 requested a review from a team as a code owner March 25, 2024 18:04
Copy link
Contributor

github-actions bot commented Mar 25, 2024

✅ With the latest revision this PR passed the C/C++ code formatter.

Copy link
Contributor

@premanandrao premanandrao left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM

@smanna12
Copy link
Contributor Author

Thank you @premanandrao for reviews.

@smanna12
Copy link
Contributor Author

smanna12 commented Mar 26, 2024

The failing is unrelated to my patch.
AMD/HIP failure is common to others, Also this can be seen in https://github.com/intel/llvm/actions/runs/8443005736/job/23125974887.

@intel/llvm-gatekeepers, could you please merge this PR? Thanks

@smanna12
Copy link
Contributor Author

Ping @intel/llvm-gatekeepers, please merge.

@sarnex sarnex merged commit b0ecb56 into intel:sycl Mar 27, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants