-
Notifications
You must be signed in to change notification settings - Fork 787
[SYCL] submit barrier command to execution (see issue #3000) #3045
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Conversation
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
LGTM.
Signed-off-by: Sergey V Maslov <[email protected]>
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
LGTM
TODO: Wait for #3081 to merge and re-base. |
dca9cc3
to
7185491
Compare
Signed-off-by: Sergey V Maslov <[email protected]>
7185491
to
3f92696
Compare
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
LGTM
Associated changes: - Added function stubs to PME: necessary for compilation. - Stricter SYCL hardware compatibility checks: limits on subgroup size and the availability of local memory. - The kernel implementation and overall logic closely follow the OpenCL implementation. Divergences are documented locally. Limitations: - No fine-grained timings yet. - Code-duplication with CUDA and OpenCL: see #2608. - Minor differences in local/nonlocal synchronization: see #3895, related to #2608. - Only the OpenCL backend was extensively tested. LevelZero works fine without MPI but stalls due to a known bug. The fix for DPCPP runtime is available, but not yet part of any OneAPI release: intel/llvm#3045. - The complex/position-restraints regression test fails: see #3846. - No performance tuning: see #3847. Performance on rnase-cubic system is similar to OpenCL implementation.
Associated changes: - Added function stubs to PME: necessary for compilation. - Stricter SYCL hardware compatibility checks: limits on subgroup size and the availability of local memory. - The kernel implementation and overall logic closely follow the OpenCL implementation. Divergences are documented locally. Limitations: - No fine-grained timings yet. - Code-duplication with CUDA and OpenCL: see #2608. - Minor differences in local/nonlocal synchronization: see #3895, related to #2608. - Only the OpenCL backend was extensively tested. LevelZero works fine without MPI but stalls due to a known bug. The fix for DPCPP runtime is available, but not yet part of any OneAPI release: intel/llvm#3045. - The complex/position-restraints regression test fails: see #3846. - No performance tuning: see #3847. Performance on rnase-cubic system is similar to OpenCL implementation.
llvm-spirv.cpp was relying on transitive includes for these. Also remove an unneeded `<set>` include. Original commit: KhronosGroup/SPIRV-LLVM-Translator@cedb8ae2e22102e
Fixes #3000
A submission of the barrier was missing.
Test: intel/llvm-test-suite#98
Signed-off-by: Sergey V Maslov [email protected]