Skip to content

[msan][NFCI] Add tests for sum long across vector #125761

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Feb 4, 2025

Conversation

thurstond
Copy link
Contributor

Currently handled (suboptimally) by handleUnknownInstruction:

  • llvm.aarch64.neon.saddlv
  • llvm.aarch64.neon.uaddlv

Forked from llvm/test/CodeGen/AArch64/arm64-vaddlv.ll

Currently handled (suboptimally) by handleUnknownInstruction:
- llvm.aarch64.neon.saddlv
- llvm.aarch64.neon.uaddlv

Forked from llvm/test/CodeGen/AArch64/arm64-vaddlv.ll
target datalayout = "e-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128"
target triple = "aarch64--linux-android9001"

define i64 @test_vaddlv_s32(<2 x i32> %a1) nounwind readnone #0 {
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

why is the test name different to the intrinsic name?

Copy link
Contributor Author

@thurstond thurstond Feb 4, 2025

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

This is cloned from llvm/test/CodeGen/AArch64/arm64-vaddlv.ll so I don't know for sure, but my guess is:

  • they adopted a convention of "arm64-v" as the filename, to denote vector instructions
  • internally, they use the filename for the test names (and append "_s" or "_u" for signed/unsigned)

@thurstond thurstond merged commit 724fde3 into llvm:main Feb 4, 2025
9 checks passed
thurstond added a commit to thurstond/llvm-project that referenced this pull request Feb 4, 2025
Apply handleVectorReduceIntrinsic() to llvm.aarch64.neon.[su]addlv. Previously, these were unknown intrinsics handled suboptimally by visitInstruction.

Updates the tests from llvm#125761
thurstond added a commit to thurstond/llvm-project that referenced this pull request Feb 6, 2025
Apply handleVectorReduceIntrinsic() to llvm.aarch64.neon.[su]addlv. Previously, these were unknown intrinsics handled suboptimally by visitInstruction.

Updates the tests from llvm#125761
thurstond added a commit that referenced this pull request Feb 6, 2025
Apply handleVectorReduceIntrinsic() to llvm.aarch64.neon.[su]addlv.
Previously, these were unknown intrinsics handled suboptimally by
visitInstruction.

Updates the tests from #125761
github-actions bot pushed a commit to arm/arm-toolchain that referenced this pull request Feb 6, 2025
Apply handleVectorReduceIntrinsic() to llvm.aarch64.neon.[su]addlv.
Previously, these were unknown intrinsics handled suboptimally by
visitInstruction.

Updates the tests from llvm/llvm-project#125761
Icohedron pushed a commit to Icohedron/llvm-project that referenced this pull request Feb 11, 2025
Currently handled (suboptimally) by handleUnknownInstruction:
- llvm.aarch64.neon.saddlv
- llvm.aarch64.neon.uaddlv

Forked from llvm/test/CodeGen/AArch64/arm64-vaddlv.ll
Icohedron pushed a commit to Icohedron/llvm-project that referenced this pull request Feb 11, 2025
Apply handleVectorReduceIntrinsic() to llvm.aarch64.neon.[su]addlv.
Previously, these were unknown intrinsics handled suboptimally by
visitInstruction.

Updates the tests from llvm#125761
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants