Skip to content
This repository was archived by the owner on Mar 28, 2023. It is now read-only.

[SYCL][ESIMD] Test half type conversion under ESIMD emulator #1155

Merged
merged 4 commits into from
Aug 18, 2022
Merged

[SYCL][ESIMD] Test half type conversion under ESIMD emulator #1155

merged 4 commits into from
Aug 18, 2022

Conversation

fineg74
Copy link

@fineg74 fineg74 commented Aug 17, 2022

Complementary compiler PR: intel/llvm#6592

// TODO: esimd_emulator fails due to outdated memory intrinsic
// XFAIL: esimd_emulator
// RUN: %clangxx -fsycl %s -o %t.out
``````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````` // RUN: %clangxx -fsycl %s -o %t.out

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Typo?

Copy link
Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Fixed

@dongkyunahn-intel
Copy link

@fineg74 , one more test (ext_math.cpp) can be enabled and one test (svm_gather_scatter.cpp) needs to be changed for half-type support. Can I add a commit for the fix in this PR?

@fineg74
Copy link
Author

fineg74 commented Aug 17, 2022

@fineg74 , one more test (ext_math.cpp) can be enabled and one test (svm_gather_scatter.cpp) needs to be changed for half-type support. Can I add a commit for the fix in this PR?

I see it is enabled for emulator already in my branch.

Copy link

@v-klochkov v-klochkov left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Looks good, I have 2 comments.

<< q.get_device().get_info<::sycl::info::device::name>()
<< "\n";
auto acc = buf.template get_access<access::mode::read_write>(cgh);
cgh.single_task<test_id<Ty>>([=]() SYCL_ESIMD_KERNEL {

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

non-blocking comment. This should work properly without explicit name set:

Suggested change
cgh.single_task<test_id<Ty>>([=]() SYCL_ESIMD_KERNEL {
cgh.single_task([=]() SYCL_ESIMD_KERNEL {

//
//===----------------------------------------------------------------------===//

#include <CL/sycl.hpp>

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Please don't use CL. There is an ongoing activity to replace CL with sycl. See: #1078

@pvchupin
Copy link

@kbobrovs, please always merge test changes together with compiler changes. These tests fail now in pre-commit PRs.

@kbobrovs
Copy link

@kbobrovs, please always merge test changes together with compiler changes. These tests fail now in pre-commit PRs.

right, sorry - this time took a while.

@fineg74 fineg74 deleted the HalfConversionTest branch August 18, 2022 21:00
myler pushed a commit to myler/llvm-test-suite that referenced this pull request Mar 22, 2023
aelovikov-intel pushed a commit to aelovikov-intel/llvm that referenced this pull request Mar 27, 2023
Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

5 participants