Skip to content

[SYCL][FPGA] Enhance document, add an alias to fpga_reg in namespace intelfpga #543

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Merged
merged 1 commit into from
Aug 23, 2019
Merged

[SYCL][FPGA] Enhance document, add an alias to fpga_reg in namespace intelfpga #543

merged 1 commit into from
Aug 23, 2019

Conversation

domiyan
Copy link
Contributor

@domiyan domiyan commented Aug 22, 2019

  1. Address comments on [SYCL] Add intelfpga vendor header files #511.
  2. Add an alias to fpga_reg as intelfpga::fpga_reg() to make it consistent with other FPGA attributes.

Signed-off-by: Domi Yan [email protected]

@domiyan domiyan requested a review from bader August 22, 2019 18:04
@bader bader merged commit 60ec960 into intel:sycl Aug 23, 2019
vladimirlaz pushed a commit to vladimirlaz/llvm that referenced this pull request May 25, 2020
@aparshin-intel @vladimirlaz
Add missing implementation of getPassName for SPIRVLowerOCLBlocks (in…
c1ef179 
…tel#543)
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@bader bader bader approved these changes

Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
2 participants
@domiyan @bader